Site icon UnixArena

NetApp – Clustered DATA ONTAP – Write Operations – Part 5

This article is going to explain about the Netapp write operations. In Clustered Data ONTAP , write request might land on any of the cluster node irrespective of the storage owners. So that data write operations will be either direct access or indirect access. The Write requests will not send to the disks immediately until CP ( consistency point) occurs . NVRAM is another component of Netapp which keeps the redo logs. NVRAM provides a safety net for the time between the acknowledgement of a client-write request and the commitment of the data to disk.

 

WRITE Operation (Direct Data Access):

NetApp – Write Operations – Direct Access

 

Write operations for direct access take the following path through the storage system:

  1. The write request is sent to the storage system from the host via a NIC or an HBA.
  2. The write is simultaneously processed into system memory and logged in NVRAM and in the NVRAM mirror the partner node of the HA pair.
  3. The write is acknowledged to the host.
  4. The write is sent to storage in a consistency point (CP).

 

WRITE OPERATIONS (INDIRECT DATA ACCESS)

NetApp – Write Operations – Indirect Data Access

 

Write operations for indirect data access take the following path through the storage system:

  1. The write request is sent to the storage system from the host  via a NIC or an HBA.
  2. The write is processed and redirected (via the cluster-interconnect) to the storage controller that owns the volume.
  3. The write is simultaneously processed into system memory and logged in NVRAM and in the NVRAM mirror of the partner node of the HA pair.
  4. The write is acknowledged to the host.
  5. The write is sent to storage in a CP.

 

WRITE OPERATIONS (FLASH POOL SSD CACHE):

NetApp Write Operations – Flash pool SSD cache

 

Write operations that involve the SSD cache take the following path through the storage system:

  1. The write request is sent  to the storage system from the host via a NIC or an HBA.
  2. The write is simultaneously processed into system memory and logged in NVRAM and in the NVRAM mirror of the partner node of the HA pair.
  3. The write is acknowledged to the host.
  4. The system determines whether the random write is a random overwrite.
  5. A random overwrite is sent to the SSD cache; a random write is sent to the HDD.
  6. Writes that are sent to the SSD cache are eventually evicted from the cache to the disks, as determined by the
    eviction process).

 

Consistency Point (CP):

Consistency point will occurs on following scenarios:

What will happen if the back to back CP happens ?

 

NVRAM :

 

Hope this article is informative to you . Share it ! Comment !!  Be Sociable !!!

Exit mobile version